

To: Commissioner of Patents
P.O. Box 1450
Alexandria, VA 22313-1450

5 From: William J. Stoffel Customer no. 30402
Reg no . 39,390

10 1735 Market St - Ste A
PMB 455
Philadelphia, PA 19103
215-670-2455

Subject:

Serial No.
DOCKET :CS03-046
Inventor: Tan et al.
Title : **Shallow Amorphizing Implant For Gettering Of Deep
Secondary End Of Range Defects**

Group Art Unit:
Examiner:

15

CERTIFICATE OF MAILING BY EXPRESS MAIL UNDER R 37 CFR 1.10

I hereby certify that the following correspondence:

patent application comprising: Patent application transmission sheet, Fee transmittal form, credit card form, declaration signed & POA, specification, FIGS, IDS and non-patent references, assignment cover sheet, assignment papers

20 is being deposited with the United States Postal Service "express mail post office to Addressee service" under 37 CFR 1.10 in an envelope addressed to: Commissioner for Patents, P.O. Box 1450 Alexandria, VA 22313-1450 On Dec, 22, 2003.

Signature/Date William J. Stoffel 12/22/03
William J. Stoffel Reg. No. 39,390

Express mail label No. EU904841836 US

1

2

3 **Shallow Amorphizing Implant For Gettering Of Deep Secondary End Of Range**4 **Defects**

5

6

7

8 **Background of Invention**9 **1) Field of the Invention**

10 This invention relates generally to fabrication of semiconductor devices
11 and more particularly to implant processes and more particularly to the fabrication of a
12 pocket or Halo regions.

13

14

15 **2) Description of the Prior Art**

16 The semiconductor industry continuously strives to reduce the
17 minimum feature sizes of MOSFETs in integrated circuits. These attempts are essentially
18 driven by the need to produce ICs at lower costs, while retaining or improving circuit
19 functionality and speed. This downscaling can for instance be achieved by reducing the
20 characteristic dimensions of the transistors present on these ICs, and especially the gate
21 lengths, the gate oxide thickness and the junction depths, and by increasing the channel
22 doping levels.

1

2 Short MOS transistors generally suffer from the so-called short-channel
3 effect (SCE): the source and drain regions will approach each other when the gate length is
4 reduced. This has an adverse effect on the switching of the transistors in the sense that the
5 switching is less controlled by the gate electrode, which leads to an undesired decrease in
6 the threshold voltage. This adverse effect can be explained by a mechanism which causes
7 the depletion regions around the source and the drain to occupy an increasingly large
8 fraction of the channel region, so that a lower potential on the gate is needed to achieve
9 inversion in the channel.

10 In the conventional MOSFET scaling scenarios, SCE has been kept
11 within acceptable limits by reducing the junction depths and increasing the channel dopant
12 concentration. These conventional scenarios, however, no longer work for sub-0.18 micron
13 devices, because in these devices the suppression of SCE requires too high a doping level
14 in the channel, which gives rise to junction breakdown.

15 A proposed solution to this problem is the use of pocket or halo
16 counterdoping implants. Phosphorus, arsenic or antimony ions are used for pockets in
17 PMOS transistors, while boron or indium ions are used for pockets in NMOS transistors.
18 The pocket implants serve to raise the channel doping level in the immediate vicinity of the
19 S/D regions. This leads to a net increase in the channel doping regions when the gate
20 length is reduced, thereby suppressing the influence of the S/D depletion regions for short-
21 channel devices.

1 In standard MOS processing, and especially in conventional
2 Complementary MOS processing, the pocket implantation step, which is also referred to as
3 the halo implantation step, is combined with the S/D (extension) implantation step. During
4 this combined implantation step, certain areas of the silicon wafers are covered with a
5 patterned resist layer in order to avoid undesired implantation of these areas. For instance,
6 PMOS transistors are covered during formation of NMOS transistors and vice versa. These
7 pocket implants and S/D implants are activated in a single annealing step after removal of
8 the the resist layer. The dopant diffusion during this annealing step determines the
9 distribution of both the pocket dopants and the S/D dopants.

10 Figure 8A shows a diagram of ions being implanted into a silicon wafer
11 according to the prior art.

12 Figure 8B shows a cross sectional view of the wafer after the ion
13 implant showing three regions: vacancy rich region, projected range region and End of
14 range (EOR) region.

15 The importance of overcoming the various deficiencies noted above is
16 evidenced by the extensive technological development directed to the subject, as
17 documented by the relevant patent and technical literature. The closest and apparently
18 more relevant technical developments in the patent literature can be gleaned by considering
19 the following.

20 US 2003/0013260A1(Gossmann et al.) shows a method of implanting
21 vacancy-generating ions into a preselected region of the body.

1 US 2003/0096490 A1 - Borland, et al. – shows a method for forming a
2 shallow junction in a semiconductor wafer.

3 US 2002/0001926 A1 –Noda – shows a process for an Ir pocket
4 implant.

5 US 6,537,886b2(Lee) and US 2001/0041432A1 Lee show implant
6 processes.

7 US 2003/0049917 A1(Noda) shows a multiple I/I and anneal process.

8 US 6,475,885B1(Sultan) shows a S/D formation with a sub-
9 amorphizing I/I.

10

1

2 **Summary of the Invention**

3 It is an object of aspects of the present invention to provide a method for
4 reducing defects in semiconductor devices.

5 It is an object of aspects of the present invention to provide a method for
6 reducing defects in a pocket implantation process in a semiconductor devices.

7 Aspects of the present invention provides a method which is
8 characterized as follows. A method for forming an amorphous shallow implant region
9 that getters defects from a pocket implantation; comprising:

10 a) providing a gate structure, on a substrate comprised with a first conductivity type
11 dopant; the substrate comprised of an upper crystalline section;

12 b) performing a pocket amorphizing implantation procedure to implant ions of a
13 second conductivity type to form a pocket implant region adjacent to
14 the gate structure, and an amorphous pocket region; the amorphous
15 pocket region is formed at a first depth below the substrate surface;

16 c) performing a shallow amorphizing implant to form an amorphous shallow
17 implant region; the amorphous shallow implant region being formed
18 at a second depth above the amorphous pocket region;

19 d) performing a SDE implant to form Source-Drain Extension regions of a second
20 conductivity type using the gate structure as a mask:

21 e) performing a source/drain implant procedure to form deep source/drain regions;

1 f) performing an anneal procedure to recrystallize the amorphous shallow implant
2 region and the amorphous pocket region, whereby the amorphous
3 shallow implant region reduces defects formed by the pocket
4 amorphizing implant.

5

6 The above and below advantages and features are of representative
7 embodiments only, and are not exhaustive and/or exclusive. They are presented only to
8 assist in understanding the invention. It should be understood that they are not
9 representative of all the inventions defined by the claims, to be considered limitations on
10 the invention as defined by the claims, or limitations on equivalents to the claims. For
11 instance, some of these advantages may be mutually contradictory, in that they cannot be
12 simultaneously present in a single embodiment. Similarly, some advantages are applicable
13 to one aspect of the invention, and inapplicable to others. Furthermore, certain aspects of
14 the claimed invention have not been discussed herein. However, no inference should be
15 drawn regarding those discussed herein relative to those not discussed herein other than for
16 purposes of space and reducing repetition. Thus, this summary of features and advantages
17 should not be considered dispositive in determining equivalence. Additional features and
18 advantages of the invention will become apparent in the following description, from the
19 drawings, and from the claims.

1

2 Brief Description of the Drawings

3 The features and advantages of a semiconductor device according to the
4 present invention and further details of a process of fabricating such a semiconductor
5 device in accordance with the present invention will be more clearly understood from the
6 following description taken in conjunction with the accompanying drawings in which like
7 reference numerals designate similar or corresponding elements, regions and portions and
8 in which:

9 Figures 1, 2, 3A and 3B are cross sectional views showing a process to
10 form a shallow amorphous region that getters defects according to an embodiment of the
11 invention.

12 Figures 4A, 4B, 4C, 4D, and 4E are close up cross sectional views
13 showing a process to form a shallow amorphous region that getters defects according to an
14 embodiment of the invention.

15 Figure 5 shows an example diagram of an embodiment for the anneal.

16 Figure 6A is a TEM image of a wafer that has a pocket (amorphizing)
17 implant and the 2 step soak anneal according to a process known to the inventors.

18 Figure 6B is a TEM image of a wafer that has an pocket (amorphizing)
19 implant, the embodiment's shallow amorphizing implant and the embodiments' 2 step soak
20 anneal.

6 Figure 7C shows a cross sectional view of the substrate 10 after a spike
7 anneal step.

10 Figure 8B shows a cross sectional view of the wafer after the ion
11 implant according to the prior art showing three regions: vacancy rich region, projected
12 range region and end of range (EOR) region.

1

2

Detailed Description of the Preferred Embodiments

3

4

A. A Problem alleviated by an example embodiment of the Invention

5 Referring now to the drawing and more particularly to Figures 7A, 7B
6 and 7C there is shown pocket implant process over which embodiments of the present
7 invention are an improvement. It is to be understood in this regard that no portion of
8 Figures 7A, 7B and 7C is admitted to be prior art as the present invention. Rather, this
9 highly simplified diagram is an effort to provide an improved understanding of some of the
10 problems that are overcome by some of the example embodiments of the invention. The
11 embodiments alleviated additional problems and the invention is not limited to by this
12 problem solution.

13 Figure 7A shows a cross sectional view of substrate 10 after a pocket
14 implant that forms an amorphous pocket region 134 and pocket interstitials 138 in a
15 pocket end of range (EOR) region 138A.

16 Figure 7B shows a cross sectional view of the substrate 10 after a soak
17 anneal step. The amorphous pocket region 134 is recrystallized. Pocket secondary EOR
18 defects (e.g. faults or loops) 170 are formed.

1 Figure 7C shows a cross sectional view of the substrate 10 after a spike
2 anneal step. The pocket secondary EOR defects (e.g. faults or loops) 170 remain and can
3 cause problems.

4 Example embodiment for a Pocket implant

5 The example embodiments of the present invention will be described in
6 detail with reference to the accompanying drawings. An embodiment of the present
7 invention provides a method of forming a pocket implant region. The example illustrates a
8 NMOS device, but both NMOS and PMOS devices may be fabricated.

9 A. Overview of process flow

10 The process shown in figures 1, 2, 3A, and 3B preferably has the
11 following steps.

- 12 STI formation
- 13 gate formation
- 14 Large angle tilted angle pocket Implant
- 15 Shallow amorphizing implant – key step
- 16 ultra shallow SDE implant
- 17 spacer formation
- 18 deep S/D implant
- 19 2 step anneal – Soak then spike

1 ***B. gate structure 16 20 24 on a semiconductor substrate***

2 In an example embodiment, referring to figure 1, we provide a gate
3 structure 16 20 24 on a substrate doped with a first conductivity type dopant.

4 The term "substrate" can refer generally to a wafer or die such as a
5 silicon wafer. The substrate can be a wafer and may include one or more additional layers,
6 such as epitaxial layers and the like, formed on the wafer. The substrate can be other
7 semiconductor substrates, such as a silicon on insulator (SOI) substrate. The substrate can
8 comprise other structure formed therein, such as isolation regions 14, such as shallow
9 trench isolation (STI) regions.

10 The substrate is preferably a {001} silicon wafer doped with p-type
11 impurities.

12 The substrate may include P and N wells, such as p-well 12.

13 The gate structure can comprise a gate dielectric 16 and a gate electrode
14 20 and spacers 24.

15 ***C. pocket amorphizing implantation procedure***

16 Referring to figures 1 and figure 4A, we perform a pocket amorphizing
17 implantation procedure to form a pocket implant region 30 of a first impurity type, an
18 amorphous pocket region 34 and pocket interstitials 38 under the amorphous pocket region
19 34. The pocket implant region has the opposite impurity type doping as the subsequently
20 formed source/drain (S/D) regions.

1 The amorphous pocket region 34 is preferably formed at a depth
2 between 40 (34A) and 100 (34B) nm and more preferably between 40 (34A) and 60
3 (34B) nm. The amorphous pocket region 34 preferably has a thickness between 50 and
4 60 nm and more preferably between 10 and 20 nm. The substrate above the amorphous
5 pocket region 34 preferably remains crystalline.

6 The pocket amorphizing implantation preferably comprises implanting
7 a dopant species, such as Sb, Indium (p-type) or As Species at an energy between 115-
8 150 keV and at a dose between 1E13 and 7E14 cm⁻² using a quad twist implant at a about
9 45 degree tilt angle to form a pocket implant to a maximum depth 34B between 40 and 65
10 nm.

11 The pocket amorphizing implant process implants species at a dose
12 above the amortization threshold of the silicon substrate. The pocket amorphizing implant
13 creates the pocket interstitials 38 that are the problem that the subsequent shallow
14 amorphizing implant and two step soak/spike anneal solve.

15 *D. shallow amorphizing implant*

16 Referring to figure 2 and figure 4B, we perform a shallow amorphizing
17 implant to form an amorphous shallow implant region 42 and shallow implant interstitials
18 46.

19 The amorphous shallow implant region 42 is formed at a second depth
20 above the amorphous pocket region 34. The substrate above the amorphous shallow

1 implant region 42 preferably remains crystalline. The amorphous shallow implant region
2 42 is preferably formed at a depth below the subsequently formed SDE region (See figure
3 2 – # 64)

4 The shallow amorphizing implant preferably comprises: implanting As,
5 Si, or Ge species at a dose greater than $5E13 \text{ cm}^{-2}$ and more preferably at a dose between
6 $5E13 \text{ cm}^{-2}$ and $7E14 \text{ cm}^{-2}$ and at an energy between 5 and 10 keV, and preferably at a 7°
7 angle and a quad twist. Minor adjustments for the implant energies may be need for the
8 different species.

9 The amorphous shallow implant region 42 is preferably formed at a
10 minimum depth (42A) of about 8 nm and a maximum depth (42B) of 20 nm below the
11 substrate surface.

12 The amorphous shallow implant region 42 has a thickness between 5
13 and 10 nm.

14 In this technology, the distance 45 between the bottom of the shallow
15 implant EOR region 46A and the top of the Pocket EOR region 38A is preferably between
16 60 and 80 nm. The amorphous shallow region 42 is not a conventional Pre-Amorphous
17 Implant (PAI) region. The depth and width of the amorphous region is adjusted (e.g.,
18 implant dose and energy) for each technology to improve the gettering of deep secondary
19 pocket defects.

20 The shallow implant EOR region 46A preferably has a thickness
21 between 200 and 300 Å.

1 ***E. SDE regions 64***

2 Referring to figure 3A, we perform a source-drain-extension (SDE) (or
3 LDD) implant using the gate structure as a mask to form SDE regions 64 of a second
4 conductivity type, in an area of the semiconductor substrate not covered by the gate
5 structure. The SDE regions preferably located in a top portion of the pocket region;
6 Before the SDE implant, an optional Pre-Amorphous Implant (PAI) can be performed.

7

8 The SDE regions 64 are preferably formed to a maximum depth of
9 between 20 and 40 nm. The embodiment's shallow amorphous region 42 preferably does
10 not enclose the SDE regions.

11 Preferably the SDE regions are annealed by the subsequent 2 step
12 anneal described below. There is preferably no separate anneal for the SDE regions.

13 ***F. forming spacers 60***

14 Referring to figure 3, we form second spacers 60 on the sidewalls of the
15 gate structure 16 20 24.

16 ***G. Deep S/D regions 68***

17 As shown in figure 3, we perform a source/drain (S/D) implant
18 procedure to form Deep S/D regions 68. Before the S/D implant, an optional Pre-
19 amorphous implant (PAI) can be performed.

1 ***H. anneal procedure***

2 Referring to figures 3A and 3B, and figures 4C, 4D and 4E, we perform
3 an anneal procedure preferably comprised of a first soak step and a second spike step to
4 recrystallize the amorphous shallow implant region 42 and the amorphous pocket region
5 34. This anneal reduces the shallow secondary EOR defects 70 adjacent the shallow
6 implant interstitials 46 and deep secondary EOR defects 80 adjacent the pocket interstitials
7 38.

8 Figure 5 shows an example diagram of an embodiment for the anneal.
9 The anneal is preferably a rapid thermal process (RTP) anneal.

10 The anneal procedure preferably comprises (1) a soak step at a
11 temperature between 600 and 800 °C for a time between 10 and 30 seconds and (2) a
12 spike step. In the spike step, the temperature ramps up to a peak temperature between 1000
13 and 1100 °C and a ramp down from the peak temperature to a temperature below 800 °C.
14 The ramp up and ramp down have a rate between 200 and 300 degree C per minute.

15 The embodiments' rapid thermal process (RTP) anneal differs from a
16 conventional furnace anneal because furnace anneals typical are performed for more than
17 30 minutes. In contrast, a RTP involves heating only the surface of the wafer for usually
18 less than 30 seconds.

19 The two step anneal is rather important in this embodiment. The
20 intention of the shallow amorphizing implant, 42, is to intentionally introduce a layer of
21 shallow silicon interstitial saturated region, 46, via implantation. During the soak step of

1 the anneal, the amorphous regions are being annealed out (34 and 42) where they re-
2 crystallize. Simultaneously, at regions 38 and 46, the interstitials clusters, forming
3 dislocations. As the interstitial (38) concentration in Deep EOR region 38A is made much
4 higher, the formation of the deep secondary EOR defects (dislocations) 80 is made easier.
5 These deep secondary EOR defects (dislocations) 80 serves as sinks, for the pocket
6 interstitials 38 at region 38A, suppressing the defect formation in the region 38A.

7 Upon spike stage of the anneal, removal of the dislocation loop in
8 region 38 is facilitated as majority of the dislocation are now displaced towards the surface
9 of the silicon.

10 ***I. pocket or Halo implant***

11 Figure 4A shows a cross section view of a substrate 10 that has Si
12 Interstitials 38 formed underneath and adjacent to the amorphized pocket region 34. The
13 Si Interstitials 38 and amorphized pocket region 34 are formed by the pocket or Halo
14 implant shown in figure 1. The pocket implant causes the amorphized pocket region and
15 the Si interstitials because the damaging effect of the implantation. The pocket or halo
16 implant causes severe end of range damage (EOR) damage such as the Si Interstitial
17 saturated region.

18 ***J. shallow amorphizing implant***

19 Figure 4B shows a cross section view of a substrate 10 after the
20 embodiment's shallow amorphizing implant procedure to form an amorphous shallow

1 implant region 42 and shallow implant interstitials 46 in a shallow interstitial saturated
2 region 46A. The amorphous shallow implant region 42 being formed at a second depth
3 above the the amorphous pocket region 34. The substrate above the amorphous shallow
4 implant region 42 preferably remains crystalline.

5 **K. soak anneal step**

6 Figure 4C shows a cross section view of a substrate 10 that has
7 completed the first soak step of the embodiment's anneal. As shown in figure 4C, the
8 amorphous shallow implant region 42 and the amorphous pocket region 34 are
9 recrystallized.

10 As illustrated in figure 4C, deep secondary EOR defects 80 (represented
11 by the circles) are formed in a deep secondary EOR defect region 80A and shallow
12 secondary EOR defects 70 are formed in the shallow secondary EOR defect region 70A.
13 The EOR defects can be dislocation loops or dislocation planes.

14 During the soak step of the anneal, the amorphous regions are being
15 annealed out (34 and 42) where they re-crystallize. Simultaneously, at regions 38 and 46,
16 the interstitials clusters, forming dislocations. As the interstitial (38) concentration in
17 Deep EOR region 38A is made much higher, the formation of the deep secondary EOR
18 defects (dislocations) 80 is made easier. During the soak step, these deep secondary EOR
19 defects (dislocations) 80 serves as sinks, for the pocket interstitials 38 at region 38A,
20 suppressing the defect formation in the region 38A.

1 ***L. Theorized Mechanism for defect removal***

2 The pocket interstitials 38 clusters form deep (pocket) Secondary EOR
3 defects 80.

4 The shallow implant interstitials 46 form shallow secondary EOR defect
5 (dislocations) 70.

6 Figure 4D shows the proposed mechanism that the embodiments reduce
7 deep secondary EOR defects 70.

8 As shown in figure 4D, a proposed mechanism is that during the soak
9 step of the anneal:

10 □ The pocket interstitials 38 contribute to the formation of deep secondary
11 dislocations 80 that move up to the shallow implant EOR region 46A.

12 □ The deep (pocket) Secondary EOR defects 80 move up to the shallow implant
13 interstitials region 46A and contribute to the shallow EOR defects 70.

14 □ The shallow EOR defects 70 move up to the substrate surface and are removed.

15 □ The deep (pocket) Secondary EOR defects 80 and the shallow EOR defects 70 are
16 easily removed as they are located near substrate surface as compared to the deeper
17 secondary EOR defects 80.

18 □ The shallow implant interstitials 46 move up to the surface and are removed.

19 □ The end result is that the deep secondary EOR defects 80 and pocket interstitials
20 38 are reduced.

1 ***M. spike anneal step***

2 As shown in figure 4E, during spike stage of the anneal, additional
3 EOR defects 70 80 migrate towards the substrate surface and are removed. Also, the
4 amorphous regions are completely re-crystallized. Also, dopants are activated where the
5 dopant ions become interstitial.

6 **Examples**

7 Figures 6A and 6B are cross sectional TEM Images of wafers. Figure
8 6A is a TEM image of a wafer that has a pocket (amorphizing) implant and the two step
9 soak anneal. The wafer in figure 6A has not had the embodiment's shallow amorphizing
10 implant. Figure 6A shows a high density of dislocation loops (e.g., deep pocket secondary
11 EOR defects (like 80 in figure 4E)).

12 Figure 6B is a TEM image of a wafer that has an pocket (amorphizing)
13 implant, the embodiment's shallow amorphizing implant and the embodiments' 2 step soak
14 anneal. Figure 6B shows a low density of dislocation loops (e.g., deep pocket secondary
15 EOR defects (like 80 in figure 4E)).

16 A comparison of figure 6A with figure 6B shows that the
17 embodiments' shallow amorphizing implant and 2 step anneal significantly reduces the
18 (e.g., deep pocket secondary EOR defects (like 80 in figure 4E)).

19

20

1 Given the variety of embodiments of the present invention just
2 described, the above description and illustrations show not be taken as limiting the scope
3 of the present invention defined by the claims.

4 While the invention has been particularly shown and described with
5 reference to the preferred embodiments thereof, it will be understood by those skilled in
6 the art that various changes in form and details may be made without departing from the
7 spirit and scope of the invention. It is intended to cover various modifications and similar
8 arrangements and procedures, and the scope of the appended claims therefore should be
9 accorded the broadest interpretation so as to encompass all such modifications and similar
10 arrangements and procedures.

11